

Latency Analysis for NVMe/TSN

Version 1.0



Table of Content

Executive Summary								
1. Concept Behind NVMe/TSN and PCIe Range Extension	4							
2. Fundamentals of NVMe	6							
2.1. Anatomy of an NVMe Read Request	9							
2.2. Anatomy of an NVMe Write Request	11							
3. Experimental Test Setup	13							
4. Latency of NVMe/TSN	16							
4.1. Latency for Config TLPs (T_tunnel)	16							
4.1.1. Latency for Direct Attached NVMe	16							
4.1.2. Latency for NVMe Tunneled over TCP/IP	18							
4.1.3. Latency of NVMe/TSN	19							
4.2. NVMe Application Level Latency - SSD Read	20							
4.2.1. Latency for Direct Attached SSD	20							
4.2.2. Latency for NVMe Tunneled over TCP/IP	21							
4.2.3. Latency for NVMe/TSN	21							
4.3. NVMe Application Level Latency - SSD Write	22							
4.3.1. Latency for Direct Attached SSD	22							
4.3.2. Latency for NVMe Tunneled over TCP/IP	22							
4.3.3. Latency for NVMe/TSN	23							
4.4. Results	23							
5. Conclusion & Backgrounder	24							
Authors and Contact Information	25							



Executive Summary

NVMe/TSN is a range extension for NVM Express (NVMe) done by tunneling PCI Express (PCIe) over TCP/IP over Time Sensitive Networking (TSN). This MLE Technical Brief gives a quantitative analysis of the latency when tunneling NVMe over TCP/IP over TSN.

NVMe has proven many advantages for Solid-State Drive (SSD) storage compared to legacy standards such as Serial ATA (SATA) or Serial Attached SCSI (SAS): Most importantly, it scales in terms of bandwidth with newer PCIe Standards while reducing the protocol overhead and processing latencies.



TSN is a collection of IEEE Standards providing real-time behavior in systems utilizing Ethernet. This collection combines Time Synchronization, Traffic Shaping and Traffic Scheduling, reliability and resource management:





TSN can be combined with TCP/IP to provide so-called Deterministic Networking (DetNet) which is, for example, described in MLE Technical Brief 20201203 "Deterministic Networking with TCP-TSN-Cores for 10/25/50/100 Gigabit Ethernet" [https://www.missinglinkelectronics.com/devzone/index.php/deterministic-networkingwith-tcp-tsn-cores-for-10-25-50-100-gigabit-ethernet-2].

NVMe/TSN addresses the need for disaggregated and centralized storage in certain embedded systems. For example distributed industrial systems, test & measurement systems, as well as those next generation automotive / in-vehicle networks, nowadays called "Zone-Based Architectures". These Zone-Based Architectures aim at reducing the costs of wire harnesses in modern vehicles while providing more flexibility for changes during a vehicle's product life cycle (mostly driven by Advanced Driver Assist Systems -ADAS). Automotive Ethernet has a great potential to become such a "backbone" for connecting those so-called Zone Computers via Zonal Gateways:



This Technical Brief starts by explaining the concept of how to tunnel PCIe using MLE's patented Heterogeneous Packet-Based Transport technology and briefly explaining NVMe from a higher-level protocol's perspective. We then present an experimental setup utilizing a PCIe Protocol Analyzer with time-stamping for analyzing the added latency when tunneling NVMe, including a comparison of tunneling over plain Ethernet vs tunneling over TSN over Ethernet.



1. Concept Behind NVMe/TSN and PCIe Range Extension

The fundamental concept behind NVMe/TSN is PCIe Range Extension by implementing a "distributed" PCIe Switch. This PCIe Switch is in accordance to PCI-SIG PCI Express Base Specification 3.0 and implements one PCIe Up-Stream Switch Port connected via a reliable transport mechanism to multiple PCIe Down-Stream Switch Ports. Like all other PCIe Switches our PCIe Switch operates at so-called PCIe Transaction Layer where the PCIe data is transported via so-called Transaction-Layer Packets (TLP).

As a reliable transport mechanism we chose TCP/IP because it is widely used and widely understood, and can be transported over many different physical Ethernet standards for versatility. For low deterministic latency this tunnel is implemented as a digital circuit which builds on top of MLE's Network Protocol Accelerator Platform (NPAP), a TCP/IP Full Accelerator from Fraunhofer HHI and which encapsulates/decapsulates the PCIe TLP into TCP/IP packets. The following figure shows an exemplary block diagram of that PCIe Range Extension: A first FPGA implements the PCIe Up-Stream Switch Port which connects to the PCIe Root (which again connects to a Host CPU), a second FPGA implements a PCIe Down-Stream Switch Port which connects to a PCIe Device (a.k.a. PCIe Endpoint). Obviously, this can also be within a deeper PCIe hierarchy built from multiple PCIe Switches. In this example, PCIe Up-Stream Switch Port and PCIe Down-Stream Switch Port are connected via 10G Ethernet to form the distributed PCIe Switch.



Color coding visualizes the encapsulation and decapsulation of the PCIe TLP within the TCP/IP packets, within the Ethernet frames:





Because NVMe is a protocol that operates on top of the PCIe protocol, the PCIe Range Extension can also be used to tunnel NVMe. And, because the implementation follows the OSI layered network architecture, the Ethernet Media Access Controller can be TSN, or not. And, it can be over any reasonable physical (Ethernet) link.







2. Fundamentals of NVMe

Because of the request/response scheme in NVMe, application-level latency is defined by multiple round-trips between the host and the SSD, according to the TLP sequence of the NVMe protocol. Therefore, a short backgrounder on NVMe.

It is important to know that the NVMe command interfaces are built around queues that reside in host memory and are shared between host and device (let's ignore special optimizations with queues in the device). A doorbell mechanism synchronizes the device with the host and MSI-X interrupts synchronize the host with the device. For CPU processing efficiency, the number of interrupts are kept as low as possible by interrupt aggregation (coalescing). This technique is well known from network device interfaces, which also deal with a large number of transfers per second.

According to the NVMe specification the basic command communication pattern looks like this:



To better align this with the communication pattern, we show a sequence diagram with the respective TLP flow shown on the PCIe level. Further down in this document we will



observe this communication pattern using a PCIe protocol analyzer and actual hardware/software.



Only communication related to data transfers is shown in this sequence diagram, additional device management commands, e.g. power state management, etc, are not taken into account. On the left-hand side, the command interface and its communication pattern is shown. On the right-hand side, read transfers are shown, meaning data transfers from device to the host (read from disk), are outlined. In the middle write transfers, meaning data transfers from host to device (write to disk), are shown. Please note that the commands are executed by the device with the help of its DMA controller(s) which leads to reverse access patterns in comparison to the command, e.g. a read command from the host to the device results in the device's DMA controller writing to the host memory.

The numbering scheme between both figures is the same. In addition to the circled numbers marking command associated action, squared numbers are introduced marking data transfer (command execution) associated actions.



- 1. At first, commands may be en-queued at any time (1). The doorbell writes signaling that any number of new commands have been en-queued (2).
- 2. Afterwards the device can choose to fetch any number of commands from the queue (3).
- 3. Then the commands are executed (4).
- 4. When the commands are finished the corresponding completion is en-queued in the completion queue (5).
- 5. To communicate to the host that the completion queue has been updated, the device issues an interrupt (6).

To lower the interrupt rate, which otherwise may easily overload the Host CPUs processing capabilities, interrupts typically are aggregated (so-called Interrupt Coalescing). The interrupts are typically signaled via PCIe Message Signaled Interrupts (MSI / MSI-X), which are in-band interrupts signaled with regular posted write request TLPs.

- On reception of the interrupt, the host processes the completion queue entries (7).
- 7. When processing the completion queue entries has finished the host signals this via another doorbell write (8), freeing up the respective entries in the completion queue.

Within the data transfer phase (4) the device is in charge to schedule memory accesses in a performance optimized manner.

As previously mentioned a host write transfer to the device actually results in a PCIe device DMA read access [1] fetching the data from host memory. Due to requirements by the PCIe specification, a read request may never cross a 4 KiB boundary. So, the maximum memory portion which could be read during one read access is 4 KiB. On the other hand the TLP payload size is usually much lower, e.g. typically 128 Bytes or 256 Bytes, seldom 512 Bytes, theoretically up to 4 KiB. The actual payload size of the end to end link is defined by system and device parameters and is discovered during device enumeration phase. Additionally the maximum read request size is the maximum memory size allowed to be requested by one TLP. This parameter is set per device and Linux typically sets it to 512 Bytes. Drivers may override the default setting for specific devices to optimize for read accesses. First, this means that one read request TLP most



likely results in some number of completion TLPs carrying the data, as shown in [1]. Second, the setting of the maximum read request size is typically not tuned for distributed systems which tunnel NVMe over TSN.

A read transfer from device to host is actually a write access [2] executed by the device DMA controller. PCIe memory writes are posted, which means they are neither nacked nor acked on the transport layer, because the DLLP takes care about data integrity. This way the device may just issue writes until a command is completed.

The following explains how NVMe behaves for SSD Read and SSD Write operations. For visualization purposes we have added screenshots of a PCIe Protocol Analyzer which captured those NVMe / PCIe TLPs.

2.1. Anatomy of an NVMe Read Request

Below we show some practical examples of NVMe communication using a Samsung 970 Pro SSD as the DUT to read and write a single 4 KiB block. The PCIe protocol analyzer with matching software was used to observe PCIe communications and decode/summarize it on different levels.

The following figure shows a 4 KiB read (device to host data transfer) in NVMe protocol view with low level TLPs expanded. NVMe Transaction 609 is executed as Link Transaction 5045, which is the NVMe submission queue tail doorbell update (2) in the form of a Memory Write TLP from host to device.

The device then fetches the new submission queue entry in a 64 Byte read (3). This is seen as NVMe Transaction 610 in the form of Link Transactions 5046 and 5047. Next, the device writes the requested data from flash to host memory (4) [2] in NVMe Transaction 611, which is executed as sixteen 256 Byte payload (equals the maximum payload setting) write TLPs (Link Transaction 5048 through 5063).



NVMe Cma D OPC	SQID CQID CID Data 0x0004 0x0004 0x03DB 1024 dv	a MPTR words 0x00000000:00000000 0x0000	PRP1 PRP2 SLBA 00000:FFF55B000 0x00000000:000000000 0x00000000:008000000
NVMe H Device ID QID 609 001:00:0 0x0004	A SQYTDBL IO SQT	MN Metrics # Link & S	olit Trans Time Delta Time Stamp 476.000 ns 0014 . 744 250 277 000 s
Link Tra R→ 5.0 TLP 5045 ×4 675	Mem MWr(32) Length 010:00000 1	RequesterID Tag Address 000:00:0 0 FCF01020	1st BE Last BE Data VC ID Explicit ACK Metrics 1111 0000 1 dword 0 Packet #10065 Metrics
NVMe Device ID QID 610 001:00:0 0x0004	CID Address 4 0x03DB 00000000:FEF900000	IOSQ OPC FUSE PSDT Read Normal operation PRP (CID NSID Address PRP1 0x00 0x03DB 0x00000001 0x00000000000000000000000000000000000
Split Tra 220 R← 5.0 ×4 Mem	MRd(32) RequesterID 000:00000 001:00:0	CompleterID Tag TC VC ID 000:01:0 0 0 0 F	Address Status Data "EF90000 SC 16 dwords Metrics 2
Link Tra 5046 R← 5.0 T 5046 ×4 1	LP Mem MRd(32) Le 97 000:00000	RequesterID Tag Addr 16 001:00:0 0 FEF90	Ist BE VC ID Explicit ACK Metrics # Pac 0000 1111 1111 0 Packet #10067 2
Link Tra 5047 R→ 5.0 5047 x4 6	LP Cpl CplD Le	RequesterID Tag Completion 16 001:00:0 0 000:0	Status BCM Byte Cnt Lwr Addr Data VC 11:0 SC 0 64 0x00 16 dwords VC
NVMe Device ID QID 611 001:00:0 0x0004	CID Address 1 0x03DB 00000000:FFF5B000	PRP Data Data Len Data 0x00000400 1024 dword:	3 Samsung SSD 970 PRO 512GB
Link Tra 5048 R← 5.0 TLP 198	Mem MWr(32) Length 010:00000 64	RequesterID Tag Address 001:00:0 0 FFF5B000	Ist BE Last BE Data VC ID Explicit ACK 1111 1111 64 dwords 0 Packet #10073
Link Tra 5049 R← 5.0 TLP 199	Mem MWr(32) Length 010:00000 64	RequesterID Tag 001:00:0 0 FFF5B100	1st BE Last BE Data VC ID Explicit ACK 1111 1111 64 dwords 0 Packet #10075
Link Tra 5050 R← 5.0 TLP 200	Mem MWr(32) Length 010:00000 64	RequesterID Tag Address 001:00:0 0 FFF5B200	1st BE Last BE Data VC ID Explicit ACK 1111 1111 64 dwords 0 Packet #10076
Link Tra 5051 R← 5.0 TLP 201	Mem MWr(32) Length 010:00000 64	RequesterID Tag Address 001:00:0 0 FFF5B300	1st BE Last BE Data VC ID Explicit ACK 1111 1111 64 dwords 0 Packet #10077
Link Tra 5.0 TLP 5052 ×4 202	Mem MWr(32) Length 010:00000 64	RequesterID Tag Address 001:00:0 0 FFF5B400	1st BE Last BE Data VC ID Explicit ACK 1111 1111 64 dwords 0 Packet #10081
Link Tra 5053 R← 5.0 TLP 203	Mem MWr(32) Length 010:00000 64	RequesterID Tag Address 001:00:0 0 FFF5B500	1st BE Last BE Data VC ID Explicit ACK 1111 1111 64 dwords 0 Packet #10083
Link Ira 5054 R← 5.0 TLP 204	Mem MWr(32) Length 010:00000 64	RequesterID Tag Address 001:00:0 0 FFF5B600	Tet BE Last BE Data VC ID Explicit ACK 1111 1111 64 dwords 0 Packet #10084
Link Ira 5055 R← 5.0 1LP 205	Mem MWr(32) Length 010:00000 64	RequesterID Tag Address 001:00:0 0 FFF5B700	Tist BE Last BE Data VC ID Explicit ACK 1111 1111 64 dwords 0 Packet #10085
Link Tra R← 5.0 TLP 5056 R← x4 206	Mem MWr(32) Length 010:00000 64	Requesterin Tag Address 001:00:0 0 FFF5B600	Ist BE Last BE Data VC ID Explicit Ack 1111 1111 64 dwords 0 Packet #10089 4.4.25 Lost BE Data 0 Data 0
5057 R← 5.0 TLP 207	Mem 010:00000 64	Requester Tag Address 001:00:0 0 FFF5B900	Instruct Action Data Vol D Explicit Action Metric 1111 1111 64 dwords 0 Packet #10091 Metric 112 1111 64 dwords 0 Packet #10091 Metric
5058 R← 5.0 TLP 208	Mem 010:00000 64	Requesteric Tag Address 001:00:0 0 FFF5BA00	Int BE Last BE Data O Explicit AGA 1111 1111 164 dwords 0 Packet #10092 14t BE Lost BE Data VC ID Explicit AGA
5059 R← x4 209	Mem 010:00000 64	Requesterio Tag Address 001:00:0 0 FFF5BB00	Initial Control Data October 1000 Data Metric 1111 1111 64 dwords 0 Packet #10093 Metric 14t RE Least BL Data VCID Exclusion Control Science #10093
5060 R← x4 210	Mem 010:00000 64	001:00:0 0 FFF5BC00	Interference Detail Operation Metric 1111 1111 64 dwords 0 Packet #10097 Metric 11t 1111 64 dwords 0 Packet #10097 Metric 11t 1111 64 dwords 0 Packet #10097 Metric
5061 R← x4 211	Mem 010:00000 64	001:00:0 0 FFF5BD00	Interference Interference Interference Interference Metric 1111 1111 64 dwords 0 Packet #10099 Metric 1st BE Last BE Data VCID Explicit ACK I
5062 R← x4 212	Mem 010:00000 64	001:00:0 0 FFF5BE00	1111 1111 64 dwords 0 Packet #10101 Metric 1st BE Last BE Data VCID Explicit ACK *
5063 R ×4 213	Mem 010:00000 64	001:00:0 0 FFF5BF00	1111 1111 64 dwords 0 Packet #10103
612 001:00:0 0x0004	0x03DB 00000000:FEFBC000	Ox0001 0x0004 0x03DB 1	V0 0x000000000 S1 Generic Command Status Successful Completion 1st BE Last BE Data VC ID Explicit ACK 1
5064 ×4 214	CID Address	001:00:0 0 FEFBC000	1111 1111 4 dwords 0 Packet #10104 Metrics MN # Link & Split Trans Tit
613 001:00:0 0x0004	0x03DB 00000000:FEE00000	RequesterID Tag Address	Samsung SSD 970 PRO 512GB Image: Constraint of the second se
5065 X4 215		001:00:0 0 FEE00000	1111 0000 1 dword 0 Packet #10105 Wetrics Split Trans Time Delta Time Stamp
614 001:00:0 0x0004	Mem MWr(32) Length	RequesterID Tag Address	1 336.148 ms 0014 . 744 349 985 000 s 1st BE Last BE Data VC ID Explicit ACK 1st BE Last BE Data VC ID Explicit ACK

NVMe Transaction 612 updates the completion queue in host memory (5) by writing the 16 Byte completion queue entry via Link Transaction 5064. This is followed by an MSI-X interrupt (6) in NVMe Transaction 613, notifying the host of the new completion queue entry.

To conclude the IO command the host informs the device via NVMe Transaction 614 that it has consumed the completion queue entry by updating the completion queue head doorbell (8).



2.2. Anatomy of an NVMe Write Request

Writes to the device, as seen in the figure below, work in exactly the same way, except that of course the actual data transfer is performed by the device reading from host memory and writing data to flash.

NVM E	e Cmð 60	н	OPC Write		NVN	1 warning 1e Cmd W	<mark>(s)</mark> /amings	SQID 0x0001 0	CQID 00001 0	CID <0346 10	Data 24 dword	s 0×00000	MPTR 000:0000	00000	PF 1000000	R <mark>P1</mark> 0:FFF58	000×00	PRP2	000 000	SLBA 0000000:00800000
	* NV 61	Me H	Device ID 001:00:0	G Ox(0001		10 SQ 0×0004	T 4 Samsung	MN SSD 970 I	PRO 512G	Metrics	# Link & Sp 1	olit Trans	Time De 460.000	ns 00	Time 18 . 831	Stamp 540 069 00	0 s		
	L	Link Tra 5075	R→ 5.0 ×4	TLP 682	· •	1em	MWr(3	32) Leng	gth Rec	uesteriD 00:00:0	Tag 0 F	Address CF01008	1st BE 1111	Last BE 0000	Data 1 dwo	rd 0	D Explic Packet	#10125	rics #Pa	2 460.000 ns
	* NV 61	Me H	Device ID 001:00:0		1D 0001 (CID >×0346	A 0000000	Address 00:FED100C	0 1050	OPC Write Nor	FUSE mal operation	PSDT on PRP 0	CID ×0346 0	NSID (00000001	MPTR	? 0×0000	Address 0000:00000	0000 PRP1	A< 0×000000	Idress D0:FFF5B000
	L]	* Split Tra 225	R+ 5.0 ×4	Mem		MRd(32)		Requesteri 001:00:0	Com	pleterID 0:01:0	Tag TC V	0 Ft	Address ED100C0) Sta	atus C	Data 16 dwor	ds Metric	s # LinkTran	2.23	Delta Time 2 us 0018 . 631 :
			ink Tra 5076 R+	6.0 ×4	TLP 220	Mem	n	MRd(32)	Length 16	Request 001:00	t <mark>erID Tag</mark> 0:0 0	Addre FED10	9 55 0C0	1st BE La 1111 1	st BE	VCID 0 F	Explicit AC Packet #101	Metrics	# Packets 2	Time Delta 2.232 us 00
			ink Tra 5077 R→	6.0 ×4	TLP 663	Cpl	(CpID 010:01010	Length 16	Request 001:00	t <mark>erID Tag</mark> 0:0 0	Comple 000:0	terID 1:0	Status SC	BCM	Byte Cr 64	t Lwr Addr 0x40	Data 16 dwords	VC ID	Explicit ACK Packet #10129
	• NV 61	Me H	Device ID 001:00:0	0×0	1D 0001 (CID 0x0346	A 000000	Address 00:FFF5B00	PRP D	Data Data	Len 10	Data 24 dwords	Samsu	MN ing SSD 9	1 70 PRO	512GB	Metrics #	Link & Split Tr 16	ans Tin	ne Delta Ti .724 us 0018 . 8:
	- 1	* Split Tra 226	R← 5.0 ×4	Mem	n -	MRd(32)	0	Requester/E 001:00:0	Com	pleterID 0:01:0	Tag TC V	CID 0 F	Address FF5B000	Sta	atus SC	Data 64 dwoi	ds Metri	s # LinkTran	6.7	Delta Time 14 us 0018 - 831 -
			ink Tra 5078 R←	5.0 ×4	TLP 221	Merr	۰ (MRd(32)	Length 64	Request 001:00	erlD Tag	Addre FFF5B	000	1st BE La 1111 1	st BE	VCID 0 F	Explicit AC Packet #101	K 42 Metrics	# Packets 2	Time Delta 6.724 us 00
		-	ink Tra 6094 R→	5.0 ×4	TLP 684	Cpl	(CpID 010:01010	Length 32	Request 001:00	terlD Tag 0:0 0	Comple 000:0	terID 1:0	Status SC	BCM 0	Byte Cr 256	t Lwr Addr 0x00	Data 32 dwords	VC ID	Explicit ACK Packet #10166
		-	ink Tra 6095 R→	5.0 ×4	TLP 685	Cpl	(CpID 010:01010	Length 32	Request 001:00	terlD Tag 0:0 0	Comple 000:0	terID 1:0	Status SC	BCM 0	Byte Cr 128	t Lwr Addr 0x00	Data 32 dwords	VC ID	Explicit ACK Packet #10168
	- 1	* Split Tra 227	R← 5.0 ×4	Merr	•	MRd(32)		Requester D 001:00:0	Com	pleterID 0:01:0	Tag TC 1	CID 0 F	Address FF5B100	Sta	atus iC	Data 64 dwo	Metrie	s # LinkTrans	6.85	Delta Time i6 us 0018 . 831 !
		-	ink Tra 6079 R←	5.0 ×4	TLP 222	Merr	۰ (MRd(32)	Length 64	Request 001:00	terlD Tag 0:0 1	Addre FFF5B	100	1st BE La 1111 1	st BE	VCID 0 F	Explicit AC Packet #101	44 Metrics	# Packets 2	Time Delta 6.856 us 00
		-	ink Tra 6096 R→	5.0 ×4	TLP 686	Cpl	(CpID 010:01010	Length 32	Request 001:00	terID Tag 0:0 1	Comple 000:0	terID 1:0	Status SC	BCM 0	Byte Cr 256	t Lwr Addr 0×00	Data 32 dwords	VC ID	Explicit ACK Packet #10170
		- ⁻ L	ink Tra 6098 R→	5.0 ×4	TLP 688	Cpl	(CpID 010:01010	Length 32	Request 001:00	erID Tag D:0 1	Comple 000:0	terID 1:0	Status SC	BCM	Byte Cr 128	t Lwr Addr 0×00	Data 32 dwords	VC ID	Explicit ACK Packet #10174
	E,	* Split Tra 228	R← 5.0 ×4	Merr	n –	MRd(32)	D	Requesteri 001:00:0	Com	pleterID 0:01:0	Tag TC N 2 0	CID 0 F	Address FF5B200	Sta	atus iC	Data 64 dwoi	ds Metric	s # LinkTrans	5 Time 6.91	Delta Time Ous 0018.831
		- 1 L	ink Tra 5080 R+	5.0 ×4	TLP 223	Mem	۰ (MRd(32) 000:00000	Length 64	Request 001:00	erID Tag 0:0 2	Addre FFF5B	200	1st BE La 1111 1	st BE	VCID 0 F	Explicit AC Packet #101	46 Metrics	₽ Packets 2	Time Delta 6.910 us 00
		- T	ink Tra 5097 R→	5.0 ×4	TLP 687	Cpl		CpID 010:01010	Length 32	Request 001:00	erID Tag 0:0 2	Comple 000:0	terID 1:0	Status SC	BCM	Byte Cr 256	t Lwr Addr 0×00	Data 32 dwords	VC ID	Explicit ACK Packet #10172
		- T	ink Tra 6099 R→	5.0 ×4	TLP 689	Cpl	(CpID 010:01010	Length 32	Request 001:00	erID Tag 0:0 2	Comple 000:0	terID 1:0	Status SC	BCM	Byte Cr 128	t Lwr Addr 0×00	Data 32 dwords		Explicit ACK Packet #10176
	- 1	* Split Tra 229	R+ 5.0	Merr	n -	MRd(32)		Requesteri D 001:00:0	Com 00	pleterID 0:01:0	Tag TC 3 0	CID 0 F	Address FF5B300	Sta	itus iC	Data 64 dwoi	Metric	s # LinkTrans	Time 7.12	Delta Time 20 us 0018 - 831
		- ľ	ink Tra 5081 R+	5.0 ×4	TLP 224	Mem	•	MRd(32) 000:00000	Length 64	Request 001:00	erID Tag 0:0 3	Addre FFF5B	300	1st BE La 1111 1	st BE	VCID 0 F	Explicit AC Packet #101	K 48 Metrics	V Packets 2	Time Delta 7.120 us 00
	-	-	ink Tra 5100 R→	6.0 ×4	TLP 690	Cpl	0	CpID 010:01010	Length 32	Request 001:00	ierID Tag 0:0 3	Comple 000:0	terID 1:0	Status SC	BCM 0	Byte Cr 256	t Lwr Addr 0x00	Data 32 dwords		Explicit ACK Packet #10178

The device's DMA engine reads (4) [1] can be seen in NVMe Transaction 618. It is interesting to see that the DMA engine requests only 256 Bytes per read request TLP, while a 512 Bytes maximum read request size is configured, and that the host responds with two 128 Byte completions per read request even though a maximum payload of 256 Bytes would have been allowed. This is implementation specific behavior and a design decision by the implementers (in this case Samsung and AMD).

Note that the high level NVMe Transaction view does not necessarily reflect the actual order of TLPs, but arranges them into a logical NVMe Transaction view. Below you can see the Link Transaction view providing more insight into the actual ordering and showing how multiple read requests are issued (with incrementing tags) in rapid



sequence before, much later, the first completions return to the device. This is an important latency mitigation strategy, as discussed below.

5077	×4	683		010:01010	16	001:00:0	0	000:01:0	SC L	0	64	0×40	16 dwords		Packet #10129	9	2	22.444	ius 001	8.831542	2 761 000 s
Link Tra 5078	R← 5.0 ×4	TLP 221	Mem	MRd(32) 000:00000	Length 64	RequesterID 001:00:0	Tag 0	Address FFF5B000	1st BE Last E 1111 1111	3E		Explicit ACK Packet #1014	Metrics #	Packets 2	Time Delta 16.000 ns	0018.	Time Stamp 831 565 205 0	100 s			
Link Tra 5079	R← 5.0	TLP 222	Mem	MRd(32) 000:00000	Length 64	RequesterID 001:00:0	Tag 1	Address FFF5B100	1st BE Last E 1111 1111	3E		Explicit ACK Packet #1014	Metrics #	Packets 2	Time Delta 20.000 ns	0018.	Time Stamp 831 565 221 0	100 s			
* Link Tra 5080	R← 5.0	TLP 223	, Mem	MRd(32) 000:00000	Length 64	RequesterID 001:00:0	Tag 2	Address FFF5B200	1st BE Last E	BE N		Explicit ACK Packet #1014	Metrics #	Packets 2	Time Delta	0018.	Time Stamp 831 565 241 0	100 s			
Link Tra	R← 5.0	TLP 224	Mem	MRd(32)	Length	RequesterID	Tag	Address EEE5B300	1st BE Last E	E		Explicit ACK	Metrics #	Packets	Time Delta	0018	Time Stamp 831 565 253 (100 •			
Link Tra	R← 5.0	TLP	, Mem	MRd(32)	Length	RequesterID 1	Tag	Address	1st BE Last E	36	VCID	Explicit ACK	Metrics #	Packets	Time Delta	0019	Time Stamp	100 0			
Link Tra	R← 5.0	TLP	, Mem	MRd(32)	Length	RequesterID	Tag	Address	1st BE Last E	E		Explicit ACK	Metrics #	Packets	Time Delta	0010	Time Stamp	100 -			
Link Tra	R← 5.0	TLP	, Mem	MRd(32)	Length	RequesterID	Tag	Address	1st BE Last E		VCID	Explicit ACK	, Metrics #	Packets	Time Delta	0018.	Time Stamp	000 8			
5084 Link Tra	×4 R← 5.0	TLP	, Mem	MRd(32)	64 Length	001:00:0 RequesterID	6 Tag	Address	1111 1111 1st BE Last E	36		Packet #1015 Explicit ACK	2 Metrics #	2 Packets	12.000 ns	0018.	B31 565 305 (Time Stamp	100 s			
5085 Link Tra	×4	226 TLP	Morr	000:00000 MRd(32)	64 Length	001:00:0 RequesterID	7 Tag	Address	1111 1111 1st BE Last E	36		Packet #1015: Explicit ACK	B Motrice #	2 Packets	20.000 ns Time Delta	0018.	831 565 317 (Time Stamp	100 s			
5086 Link Tra	×4	229 TLP	1	000:00000 MRd(32)	64 Length	001:00:0 RequesterID	8 Tag	Address	1111 1111 1st BE Last E	E 🛛		Packet #1015 Explicit ACK	4	2 Packets	16.000 ns	0018.	831 565 337 0 Time Stamp	<u>300 s</u>			
5087 * Link Tra	×4	230 TLP	wiem	000:00000 MRd(32)	64 Length	001:00:0 RequesterID	9 Taq	FFF5B900 Address	1111 1111 1st BE Last E			Packet #1015	5 Metrics	2 Packets	20.000 ns	0018.	831 565 353 (Time Stamp	000 s			
5088 Link Tra	R← ×4	231 TLP	Mem	000:00000 MRd(32)	64	001:00:0	10	FFF5BA00	1111 1111 1st BE Last F			Packet #1015	6 Metrics	2 Parkets	12.000 ns	0018.	831 565 373 0 Time Stamp	00 s			
5089	R← ×4	232	Mem	000:00000	64	001:00:0	11	FFF5BB00	1111 1111			Packet #1015	7 Metrics	2	20.000 ns	0018.	831 565 385 0	100 s			
5090	R← ×4	233	Mem	000:00000	64	001:00:0	12	FFF5BC00	1111 1111		0	Packet #1015	B Metrics "	2	12.000 ns	0018.	831 565 405 0	000 s			
Link Ira 5091	R← 5.0 ×4	234	Mem	000:00000	Length 64	001:00:0	13	FFF5BD00	1st BE Last E			Packet #1015	9 Metrics #	Packets 2	20.000 ns	0018.	B31 565 417 0	000 s			
Link Tra 5092	R← 5.0 ×4	235	Mem	MRd(32) 000:00000	Length 64	RequesterID 001:00:0	Tag 14	Address FFF5BE00	1st BE Last E 1111 1111	BE N		Explicit ACK Packet #1016	Metrics #	Packets 2	Time Delta 12.000 ns	0018.	Time Stamp 831 565 437 0	100 s			
Link Tra 5093	R← 5.0 ×4	TLP 236	, Mem	MRd(32) 000:00000	Length 64	RequesterID 001:00:0	Tag 15	Address FFF5BF00	1st BE Last E 1111 1111	3E		Explicit ACK Packet #1016	Metrics #	Packets 2	Time Delta 6.480 us	0018.	Time Stamp 831 565 449 0	000 s			
Link Tra 5094	R→ 5.0 ×4	TLP 684	Cpl	CpID 010:01010	Length 32	RequesterID 001:00:0	Tag 0	CompleterID 000:01:0	Status SC	BCM 0	Byte C 256	nt Lwr Addr 0×00	Data 32 dwords		Explicit ACK Packet #10166	Metri	ics # Packets 2	Time D 74.000	elta /ns 001	Time St 8 . 831 571	amp 1 929 000 s
* Link Tra 5095	R→ 5.0 ×4	TLP 685	Cpl	CpID 010:01010	Length 32	RequesterID 001:00:0	Tag 0	CompleterID 000:01:0	Status SC	BCM 0	Byte C 128	nt Lwr Addr 0×00	Data 32 dwords		Explicit ACK Packet #10168	Metri	ics # Packets 2	Time D 74.000	elta /ns 001	Time St 8 . 831 572	amp 2 003 000 s
Link Tra 5096	R→ 5.0 ×4	TLP 686	Cpl	CpID 010:01010	Length 32	RequesterID 001:00:0	Tag 1	CompleterID 000:01:0	Status SC	BCM 0	Byte C 256	nt Lwr Addr 0×00	Data 32 dwords	VC ID 0	Explicit ACK Packet #10170	Metri	ics # Packets 2	Time D 74.000	elta / ns 001	Time St 8 . 831 572	<mark>amp</mark> 2 077 000 s
Link Tra 5097	R→ 5.0 ×4	TLP 687	Cpl	CpID 010:01010	Length 32	RequesterID 001:00:0	Tag 2	CompleterID 000:01:0	Status SC	BCM 0	Byte C 256	nt Lwr Addr 0×00	Data 32 dwords		Explicit ACK Packet #10172	2 Metri	ics <mark># Packets</mark> 2	Time D 74.000	elta / ns 001	Time St 8 . 831 572	<mark>amp</mark> 2 151 000 s
Link Tra 5098	R→ 5.0 ×4	TLP 688	Cpl	CpID 010:01010	Length 32	RequesterID 001:00:0	Tag 1	CompleterID 000:01:0	Status E	BCM 0	Byte C 128	nt Lwr Addr 0×00	Data 32 dwords	VC ID	Explicit ACK Packet #10174	4 Metri	ics # Packets	Time D 74.000	elta Ins 001	Time St 8 . 831 572	amp 2 225 000 s
Link Tra 5099	R→ 5.0 ×4	TLP 689	Cpl	CpID 010:01010	Length 32	RequesterID 001:00:0	Tag 2	CompleterID 000:01:0	Status E	BCM 0	Byte C 128	nt Lwr Addr 0×00	Data 32 dwords		Explicit ACK Packet #10176	Metri	ics # Packets	Time D 74.000	elta Ins 001	Time St 8 . 831 572	amp 2 299 000 s
Link Tra 5100	R→ 5.0 ×4	TLP 690	Cpl	CpID 010:01010	Length 32	RequesterID 001:00:0	Tag 3	CompleterID 000:01:0	Status E	BCM 0	Byte C 256	nt Lvvr Addr	Data 32 dwords		Explicit ACK Packet #10176	Metri	ics # Packets	Time D 76.000	elta) ns 001	Time St 8 . 831 572	amp 2 373 000 s
Link Tra	R→ 5.0	TLP 691	Cpl	CpID 010:01010	Length 32	RequesterID	Tag	CompleterID 000:01:0	Status E	BCM	Byte C	nt Lwr Addr	Data 32 dwords	VCID	Explicit ACK Packet #1018	Metri	ics # Packets	Time D	elta Dos 001	Time St	amp 2 449 000 s
- 0101	~44			010.01010		001.00.0	~	000.01.0		~	120		os amoras				4	00.000		5.001314	



3. Experimental Test Setup

The following describes the experimental test setup used for analyzing the latency of NVMe/TSN. Tests were done for PCIe Gen2 with 5GT/s and when running TSN over 1 Gigabit Ethernet, and, hence, reflect somewhat a worst-case scenario (obviously, when using 10 GigE or 25 GigE latencies will be shorter which is better).

The LeCroy Summit T28 PCIe Protocol Analyzer was used for taking PCIe latency (and protocol) measurements. Restricted by the LeCroy Summit T28 which (only) supports PCIe Gen2 with 5 GT/s data rates, all measurements were taken for PCIe Gen2. Hence, we can assume that latency numbers, in reality for PCIe Gen3 / Gen4, will be slightly better than measured. To compute the latency we used the time stamping capabilities of the LeCroy Summit T28, for which LeCroy reports a precision of +/- 8 ns.

Our experimental setup uses a standard mini-ITX PC with an AMD Ryzen 3200G CPU running Debian 9 64bit Linux and a Samsung 970 Pro 512 GB SSD. The FPGAs used for implementing the PCIe Upstream Switch Port and the PCIe Down-Stream Switch Port are Xilinx ZU19EG Zynq UltraScale+ MPSoC instantiating Xilinx "PG047 - 1G/2.5G Ethernet PCS/PMA or SGMII (v16.2)" and the Xilinx "PG213 - UltraScale+ Devices Integrated Block for PCI Express v1.3" for PCIe connectivity.

For comparison we analyze and compare the latency of the following three different topologies:

 Direct attached NVMe - this measurement is the latency from the Host CPU to the NVMe SSD (or, to be precise, from the PCIe protocol analyzer's test access point to the NVMe SSD DUT and back) and serves as a baseline which can be subtracted from the other measurements taken. The following block diagram shows this topology:





NVMe tunneled over TCP/IP - this measurement is the latency from the Host CPU via the FPGA-based PCIe Upstream Switch Port via TCP/IP over 1 Gigabit Ethernet (without TSN) via the FPGA-based PCIe Down-Stream Switch Port to the NVMe SSD.



 NVMe/TSN - this measurement is the latency from the Host CPU via the FPGA-based PCIe Upstream Switch Port via TCP/IP and TSN over 1 Gigabit Ethernet, via the FPGA-based PCIe Down-Stream Switch Port to the NVMe SSD. By comparing this measurement against the second measurement we can identify the impact of the TSN IP Core on overall latency.



- Given by the concept of NVMe/TSN latency can be attributed to the different segments of connectivity. Thus, we can define the latency *T_tunnel* as the latency introduced by
- *T_pcie* = Transport delays inherent to PCIe



- *T_tlp2tcp* = Transport delays caused by tunneling (on-chip encapsulation and decapsulation and buffering)
- *T_ethernet* = Transport delays inherent to Ethernet

For *T_tunnel* we can ignore

- *T_sw* = userspace software and operating system processing times within the Host CPU as well as host memory access delays
- *T_ssd* = Storage data processing times within the NVMe SSD



Hence, *T_tunnel* = *T_sw* + 2 * *T_pcie* + 2 * *T_tlp2tcp* + *T_ethernet*.

Please note that *T_tunnel* is not the round-trip time but the "one-way" time from PCIe through encapsulation, network transport and decapsulation.



4. Latency of NVMe/TSN

To analyze the latency for NVMe/TSN we investigate two cases: The first case is more of a theoretical nature as it looks at the latency added to a typical PCIe TLP when tunneling over TCP/IP with and without TSN Ethernet. The second case is more of practical relevance as it shows the latency effects of tunneling for SSD read and write - which comprises many TLPs going back and forth between the Host CPU and the SSD. In either case we perform tests on all the three topologies described above.

4.1. Latency for Config TLPs (T_tunnel)

Our first experiment performs Linux PCIe Configuration Space access. Because these TLPs do not involve the SSDs flash translation layer, this is a good indication for measuring the tunneling latency.

We perform this first experiment by capturing PCIe TLPs with the PCIe protocol analyzer and using the associated PCIe protocol analyzer software to measure latency differences in different setups. The precision of the measurement is specified as +/- 8 ns (nanoseconds) by the protocol analyzer manufacturer. All measurements are taken at the root port link of the Host CPU, i.e. between CPU and SSD or Host CPU and PCIe Upstream Switch Port respectively.

4.1.1. Latency for Direct Attached NVMe

This measurement is the latency from the Host CPU to the SSD (or, to be precise, from the PCIe protocol analyzer's test access point to the SSD and back) and serves as a baseline which can be subtracted from the other measurements taken.



Configuration TLPs are responded to in a quite deterministic way by the SSD and thus are useful for comparing latencies in different PCIe topologies. All PCIe links and



components are in an idle condition when performing this measurement so other transfers don't influence the results.

We take the first five configuration read requests to get a small sample size average latency. The timestamps shown in the PCIe analyzer trace software reference the start of each TLP and the time delta specifies the distance from the end of TLP/DLLP to the start of the next TLP/DLLP. We will calculate the time from start of each configuration read request to the start of the corresponding completion with data. The time for the final ACK is outside of the tunneled path and not relevant for this discussion.

	Time Stamp	Time Delta	Item	Directio	nipeed / Wi	idtþe / Sequence	Num‡/pe / Com	kequester	l¢mpleter ID	/ Device Tag
00	006 . 646 734 681 000 s	180.000 ns	Pkt 0	R→	5.0 / x4	TLP: 302	CfgRd0	000:00:0	001:00:0	1
00	06 . 646 734 861 000 s	80.000 ns	Pkt 1	R←	5.07×4	DLLP	ACK			
. 00	06 . 646 734 945 000 s	196.000 ns	Pkt 2	R←	5.0 / x4	TLP: 3717	CpID	000:00:0	001:00:0	1
00	006 . 646 735 141 000 s	1.900 us	Pkt 3	R→	5.0 / x4	DLLP	ACK			
00	006 . 646 737 045 000 s	200.000 ns	Pkt 4	R→	5.0 / x4	TLP: 303	CfgRd0	000:00:0	001:00:0	0
00	06 . 646 737 245 000 s	76.000 ns	Pkt 5	R←	5.07×4	DLLP	ACK			
00	06 . 646 737 325 000 s	180.000 ns	Pkt 6	R←	5.07×4	TLP: 3718	CpID	000:00:0	001:00:0	0
00	06 . 646 737 505 000 s	136.764 us	Pkt 7	R→	5.0 / x4	DLLP	ACK			
00	006 . 646 874 273 000 s	220.000 ns	Pkt 8	R→	5.0 / x4	TLP: 304	CfgRd0	000:00:0	001:00:0	0
00	006 . 646 874 493 000 s	60.000 ns	Pkt 9	R←	5.0 / x4	DLLP	ACK			
00	006 . 646 874 557 000 s	172.000 ns	Pkt 10	R←	5.07×4	TLP: 3719	CpID	000:00:0	001:00:0	0
00	06 . 646 874 729 000 s	956.000 ns	Pkt 11	R→	5.07×4	DLLP	ACK			
00	06 . 646 875 689 000 s	196.000 ns	Pkt 12	R→	5.0 / x4	TLP: 305	CfgRd0	000:00:0	001:00:0	2
00	006 . 646 875 885 000 s	80.000 ns	Pkt 13	R←	5.0 / x4	DLLP	ACK			
00	006 . 646 875 969 000 s	180.000 ns	Pkt 14	R←	5.0 / x4	TLP: 3720	CpID	000:00:0	001:00:0	2
00	006 . 646 876 149 000 s	952.000 ns	Pkt 15	R→	5.0 / x4	DLLP	ACK			
00	06 . 646 877 105 000 s	212.000 ns	Pkt 16	R→	5.0 / x4	TLP: 306	CfgRd0	000:00:0	001:00:0	1
00	006 . 646 877 317 000 s	76.000 ns	Pkt 17	R←	5.0 / x4	DLLP	ACK			
00	006 . 646 877 397 000 s	164.000 ns	Pkt 18	R←	5.0 / x4	TLP: 3721	CpID	000:00:0	001:00:0	1
00	006 . 646 877 561 000 s	1.028 us	Pkt 19	R→	5.0 / x4	DLLP	ACK			
	00 040 070 500 000						01.144.0			0

The above screenshot from the PCle Protocol Analyzer shows the mentioned first configuration read requests and matching competitions with data for the directly connected SSD. By subtracting the two timestamps it can be seen that the latency measured from start of request to start of completion (as discussed above) is 264 ns, 280 ns, 284 ns, 280 ns, and 292 ns.



4.1.2. Latency for NVMe Tunneled over TCP/IP

This measurement is the latency from the Host CPU via the FPGA-based PCIe Upstream Switch Port via TCP/IP over 1 Gigabit Ethernet (without TSN) via the FPGA-based PCIe Down-Stream Switch Port to the NVMe SSD.



Below you find the screenshot of the PCIe Protocol Analyzer capturing this traffic:

Time Stamp	Time Delta	Item	Directio	n <mark>ipeed / Wid</mark>	tþe / Sequence Num	¢/pe / Com	ır≹equester I	l¢mpleter ID / De	evice Tag
0010 . 342 698 493 000 s	260.000 ns	Pkt 0	R→	5.0/x4	TLP: 1763	CfgRd1	000:00:0	003:00:0	2
. <mark>0010 . 342 698 753 000 s</mark>	5.796 us	Pkt 1	R←	5.0/x4	DLLP	ACK			
. <mark>0010 . 342 704 553 000 s</mark>	152.000 ns	Pkt 2	R←	5.0/x4	TLP: 907	CpID	000:00:0	003:00:0	2
. <mark>0010 . 342 704 705 000 s</mark>	2.368 us	Pkt 3	R→	5.0/x4	DLLP	ACK			
. <mark>0010 . 342 707 077 000 s</mark>	236.000 ns	Pkt 4	R→	5.0/x4	TLP: 1764	CfgRd1	000:00:0	003:00:0	0
. <mark>0010 . 342 707 313 000 s</mark>	5.788 us	Pkt 5	R←	5.0/x4	DLLP	ACK			
. <mark>0010 . 342 713 105 000 s</mark>	144.000 ns	Pkt 6	R←	5.0/x4	TLP: 908	CpID	000:00:0	003:00:0	0
. <mark>0010 . 342 713 249 000 s</mark>	130.500 us	Pkt 7	R→	5.0/x4	DLLP	ACK			
. <mark>0010 . 342 843 753 000 s</mark>	232.000 ns	Pkt 8	R→	5.0/x4	TLP: 1765	CfgRd1	000:00:0	003:00:0	0
. <mark>0010 . 342 843 985 000 s</mark>	5.756 us	Pkt 9	R←	5.0/x4	DLLP	ACK			
.0010 . 342 849 745 000 s	192.000 ns	Pkt 10	R←	5.0/x4	TLP: 909	CpID	000:00:0	003:00:0	0
.0010 . 342 849 937 000 s	816.000 ns	Pkt 11	R→	5.0/x4	DLLP	ACK			
. <mark>0010 . 342 850 757 000 s</mark>	244.000 ns	Pkt 12	R→	5.0/x4	TLP: 1766	CfgRd1	000:00:0	003:00:0	1
. <mark>0010 . 342 851 001 000 s</mark>	5.796 us	Pkt 13	R←	5.0/x4	DLLP	ACK			
. <mark>0010 . 342 856 801 000 s</mark>	152.000 ns	Pkt 14	R←	5.0/x4	TLP: 910	CpID	000:00:0	003:00:0	1
.0010 . 342 856 953 000 s	928.000 ns	Pkt 15	R→	5.0/x4	DLLP	ACK			
. <mark>0010 . 342 857 885 000 s</mark>	236.000 ns	Pkt 16	R→	5.0/x4	TLP: 1767	CfgRd1	000:00:0	003:00:0	2
.0010 . 342 858 121 000 s	5.748 us	Pkt 17	R←	5.0/x4	DLLP	ACK			
. <mark>0010 . 342 863 873 000 s</mark>	184.000 ns	Pkt 18	R←	5.0/x4	TLP: 911	CpID	000:00:0	003:00:0	2
. <mark>0010 . 342 864 057 000 s</mark>	1.000 us	Pkt 19	R→	5.0/x4	DLLP	ACK			
				E O 4 4	TI D 4700	CO	000 00 0	000 00 0	-

Now looking at the SSD connected to the TCP tunneled PCIe switch without TSN, the latencies increase to 6060 ns, 6030 ns, 5990 ns, 6040 ns, and 5990 ns, with an average of 6020 ns. While this transport back and forth is not symmetrical, a sufficiently precise estimate for T_tunnel is half of this round trip time. The time taken by the SSD to process the request is from the first measurement (Labcar 6.pre3), which results in

• *T_tunnel* = (6020 ns - 280 ns) / 2 = 2870 ns



4.1.3. Latency of NVMe/TSN

This measurement is the latency from the Host CPU via the FPGA-based PCIe Upstream Switch Port via TCP/IP and TSN over 1 Gigabit Ethernet, via the FPGA-based PCIe Down-Stream Switch Port to the NVMe SSD. By comparing this measurement against the second measurement we can identify the impact of TSN.



Below you find the screenshot of the PCIe Protocol Analyzer capturing this traffic:

Time Stamp	Time Delta	Item	Direction	Speed/	Widthe / Sequence	NumbSubtype / Com	mantRequester	Dimpleter ID / I	Device Tag
0006 . 079 480 521 000 s	232.000 ns	Pkt0	R+	5.07x4	TLP: 4055	CfgRd1	0:00:000	003:00:0	1
0006 . 079 480 753 000 s	6.844 us	Pkt 1	R+	5.07x4	DLLP	ACK			
0006.079487601000s	168.000 ns	Pkt 2	R←	5.07x4	TLP: 1451	CpID	0.00.000	003:00:0	1
0006 . 079 487 769 000 s	2.668 us	Pkt 3	R+	5.07x4	DLLP	ACK			
0006 . 079 490 441 000 s	248.000 ns	Pkt 4	R+	5.07x4	TLP: 4056	CfgRd1	0:00:000	003:00:0	2
0006 . 079 490 689 000 s	6.836 us	Pkt5	R+	5.07x4	DLLP	ACK			
0006 . 079 497 529 000 s	160.000 ns	Pkt 6	R←	5.07x4	TLP: 1452	CpID	0.00.000	003:00:0	2
0006 . 079 497 689 000 s	133.380 us	Pkt 7	R+	5.07x4	DLLP	ACK			
0006 . 079 631 073 000 s	272.000 ns	Pkt 8	R+	5.07x4	TLP: 4057	CfgRd1	0:00:000	003:00:0	1
0006 . 079 631 345 000 s	6.812 us	Pkt 9	R+-	5.07x4	DLLP	ACK			
0006 . 079 638 161 000 s	184.000 ns	Pkt 10	R+⊢	5.07x4	TLP: 1453	CpID	0.00:000	003:00:0	1
0006 . 079 638 345 000 s	784.000 ns	Pkt 11	R+	5.07x4	DLLP	ACK			
0006 . 079 639 133 000 s	244.000 ns	Pkt 12	R+	5.07x4	TLP: 4058	CfgRd1	0:00:000	003:00:0	2
0006 . 079 639 377 000 s	6.844 us	Pkt 13	R+	5.07x4	DLLP	ACK			
0006 . 079 646 225 000 s	176.000 ns	Pkt 14	R+	5.07x4	TLP: 1454	CpID	0.00.000	003:00:0	2
0006 . 079 646 401 000 s	1.016 us	Pkt 15	R+	5.07x4	DLLP	ACK			
0006 . 079 647 421 000 s	244.000 ns	Pkt 16	R+	5.07 x4	TLP: 4059	CfgRd1	0.00.000	003:00:0	0
0006 . 079 647 665 000 s	6.860 us	Pkt 17	R+	5.07x4	DLLP	ACK			
0006 . 079 654 529 000 s	176.000 ns	Pkt 18	R+-	5.07x4	TLP: 1455	CpID	0.00.000	003:00:0	0
0006 . 079 654 705 000 s	1.004 us	Pkt 19	R+	5.07x4	DLLP	ACK			
0006.079655713000s	232.000 ns	Pkt 20	R.+	5.07x4	TLP: 4060	CfgWr1	0.00 000	003.00.0	1

Latency slightly increases to 7080 ns, 7088 ns, 7088 ns, 7092 ns and 7108 ns, which averages to 7091 ns.

Again, while this transport back and forth is not symmetrical, a sufficiently precise estimate for *T_tunnel* is half of this round trip time. The time taken by the SSD to process the request is from the first measurement which results in



• *T_tunnel* = (7091 ns - 280 ns) / 2 = 3405 ns

We contribute this additional latency when tunneling via TSN to additional buffer (FIFO) stages within the Fraunhofer IPMS TSN IP Core.

4.2. NVMe Application Level Latency - SSD Read

To measure application-level latencies, the Linux "dd" program is used to read single 4 KiB blocks in an otherwise idle system. The test setup is identical to the previous PCle Configuration Access tests. Please note that a large portion of the execution time is associated with SSD internal flash access and processing and thus may vary largely regardless of the connection latency. This consumer grade SSD does not make latency guarantees.

4.2.1. Latency for Direct Attached SSD

The following screenshot shows the total execution time for a 4 KiB read from the SSD device directly attached to the Host CPU. The time it takes for the completion queue head doorbell write can not be measured, but since writes are posted the host assumes the IO command is complete as soon as this write TLP is issued. The difference from the start of the submission queue tail doorbell update to the DLLP ACK of the completion queue head doorbell update, and thus the IO command execution time, is 99.92 us.

NVMe Cm ³ OPC SQID CQID CID Data MPTR PRP1 PRP2 SLBA NLB PRINFO FUL LR 59 Read 0x0004 0x0004 0x0004 0x000000 0x0000000 0x00000000 0x00000000 0x000000000 0x00000000 0x000000000 0x00000000 0x000000000 0x000000000000 0x00000000000000000000000000000000000
NVMe H Device ID QID SGyTDeL IO SGyTDeL IO SGyTDeL MN Metrics # Link & Split Trans Time Delta Time Stamp 609 01:00:0 0x0004 SGyTDeL 0x0001 Samsung SSD 970 PRO 512GB 1 200.000 ns 0014 . 744 250 277 000 s
Link Tra TLP Mem MV/(32) Length RequesterID Tag Address 1st BE Last BE Data VC ID Explicit ACK # Packets Time Delta
Packet F50 TLP Mem MWr(32) Length Requested D Tag Address Ist BE Last BE Data LCRC Time Delta Time Stamp 10064 R+ x4 675 010.00000 1 000.00.0 0 FCF01020 1111 0000 1 dword 0x8CAB8859 200.000 ns 0014 : 744 250 277 000 s
Packet Rt 50 xd DLLP ACK AckVak_Seq_Num 675 CRC 16 0x2BF5 Time Delta Time Stamp 276.000 ns 0014 . 744 250 477 000 s
NVMe H Device ID QID CID Address PCP FUSE PSDT CID NSID MPTR Address PRP1 Address PRP2 Cx0000000.000000000 PRP2 Cx0000000.00000000000000000000000000000
NVMe D Device ID QID CID Address PRP Data Data MN Metrics # Link & Split Trans Time Delta Time Stamp 611 D 001:00:0 0x00004 0x00000000 FFF5B000 PRP Data Data MN Metrics # Link & Split Trans Time Delta Time Stamp 611 D 0x00004000 1024 dwords Samsung SSD 970 PRO 512GB Metrics 16 4.852 us 0014 . 744 331 869
NVMe D Device ID QID CID Address IOCQ SQHD SQID CID P DWD RSVD ST SCT SC M DNR MNN 612 D01:00:0 0x00004 0x00000000 FEFBC000 0
NVMe D Device ID QID CID Address Time Daita Time Daita </th
NVMe H Device ID QID COyHDBL IO COH MN Time Data Time Data Time Stamp 614 001:00:0 0x0004 CoyHDBL 0x0001 Samsung SSD 970 PRO 512GB 1 212:000 ns 0014 : 744 349 985 000 s
Link Tra TLP Mem MWr/32) Length RequesterID Tag Address 1st BE Data VC ID Explicit ACK # Packets Time Delta <
Packet Fig TLP Mem MWr(32) Length Requested D Tag Address 1st BE Last BE Data LCRC Time Delta Time Stamo 10106 P+ x4 677 010.00000 1 000.00.0 0 FCF01024 1111 0000 1 dword 0x74BA3C0B 212.000 ns 0014 . 744 349 985 000 s
Packet Rc 50 DLLP ACK AckNak_Seq_Num CRC 16 Time Data Time Stamp 10107 Rc x4 677 0xEDAC 336.148 ms 0014 . 744 350 197 000 s

4.2.2. Latency for NVMe Tunneled over TCP/IP

The following screenshot shows the latency for the NVMe tunneled over TCP/IP (without TSN). The measured latency for the 4 KiB read is 149.41 us.



MLE TB 20210529

NVMe Device ID GUD SOy TDBL IO.SOIT MN 600 H Device ID 0x.0004 Soy TDBL IO.SOIT Samsung SSD 970 PRO 512G8 Metrics # Link & Split Trans. Time Delta Time Stamp 248.000 ns 0020 .615 570 241 000 s 1 248.000 ns 0020 .615 570 241 000 s Link Tra R= 500 TLP Mem MW(132) Length RequestedD Tag Address 1st BE Last BE Data VCID Explicit ACK Z48.000 ns 0022 .416 400 cd 0 Packet #10095 2 248.000 ns 0022 .416 400 cd 0 Packet #10095 2 248.000 ns 0022 .416 400 cd 0 Packet #10095 2 248.000 ns 0022 .416 400 cd 0 Packet #10095 1 .400 cd 0 7 .406 cd .416 400 cd 0 .426 500 ns 0020 .615 670 241 000 100594 FE .401 000 000 1 .400 cd .400 cd 0
Link Tra R- 50 TLP Mem MW(32) Length Recessed Tag Address StateE Least E Data VC ID Explicit ACK # Packet #10064 2 248 000 ns 0020 5050 TLP Mem 010 00000 1 0 FCF01020 1111 0000 0 0 0 0 Packet #10065 2 248 000 ns 0020 Packet #10064 0 0 75EF83F4 248 000 ns 0020 0 0 0 0 0 0 FCF01020 1111 0000 1 dword 0 75EF83F4 248 000 ns 0020 0 000 0 0 0 0 0 0 0 FCF01020 1111 0000 1 dword 0 75EF83F4 248 000 ns 0020 0 000 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Packet Rej S0 TLP Mem MWr(32) Length RequesterID Tag Address 1st BE Last BE Data LCRC Time Data 10054 R+ x4 2139 010.00000 1 000000.0 0 FCP01020 1111 0000 1 dword 0x75EF83F4 248.000 ns 0020.0 515 670 241.000
Packet R 50 DLLP Ack Ack Seq Num 2138 CRC 16 Imme Delta Imme Stamp 10095 x4 DLLP ACK 2138 0x2927 6.048 us 0020. 615 570 489 000 s
NVMe H Device ID QID CID Address OPC FUSE PSDT CID NSID Address PRP1 Address PRP2 Ox000000000000000000000000000000000000
NVMe Device ID QID CID Address Data MN Metrics # Link & Split Trans Time Delta Time Delta Time Sta 602 00 0x0004 0x03000 FPE Data Data MN Metrics # Link & Split Trans Time Delta Time Sta
NVMe D Device ID QID CID Address ICC0 SQID CID P DW0 RSVD SCT SC M DNR 603 D 0x0000 Dx0000 Dx00001 0x00001 0x00001 0x00001 0x0000 ST SCT SC M DNR N
NVMe Device ID QID CID Address Interrupt Type Vector Message MN Metros # Link & Split Time Delta Time Stamp 604 0x3000 0x0004 0x0309 000000007EE00000 MSI-X 3 0x00000003 Samsung SSD 970 PRO 512GB # Link & Split Time Delta Time Stamp
NVMe H Device ID QID CQyHDBL IO CQH MN Metrics #Link & Split Trans Time Delta Time Stamp 605 H 0x300:0 0x0001 Samsung SSD 970 PRO 512GB Metrics 1 236:000 ns 0020. 615 719 413:000 s
Link Tra R+ 50 TLP Mem MWr(32) Length Requested D Tag Address 1st BE Last BE Data VC ID Explicit ACK Metrics # Packets 2 236.000 ns 0022
Packet R+ 50 TLP Mem MWr(32) Length RequesterID Tag Address 1st BE Last BE Data LCRC Time Dolta Time Do
Packet R4-50 DLLP ACK. AckNak. Seq. Num 2140 CRC 16 Time Delta Time Stamp 0020. 615 719 649 900 s

4.2.3. Latency for NVMe/TSN

The following screenshot shows the latency for NVMe/TSN. Adding TSN to the tunneled PCIe switch the latency increases to 186.90 us:

NVMe Cm3 D CPC SQID CQID CID Data MPTR PRP1 PRP2 SLBA NLB PRINFO FUA LR 86 D Read 0x0001 0x0001 1024 dwords 0x00000000000000000000000000000000000
NVMe H Device ID QID SQyTDBL IO SQT MN #Link & Split Trans Time Delta Time Stamp 1015 0x0001 0x0001 Samsung SSD 970 PRO 5126B 1 248 000 ns 0013 · 922 046 961 000 s
Link Tra 18065 Link Tra x4 462 Link Tra Mem MWr(32) Length Requested D Tag Address Tag Address Tag Address Tag Colo FCC01008 Titl E Last BE Data VC ID Explicit ACK Packet #36125 Z Z Z Z Z Z Z Z Z
Packet 50 TLP Mem MW/(32) Length RequesteriD Tag Address 1st BE Last BE Data LCRC Time Delta Time Stamp 36124 x4 462 010.00000 1 000.00.0 0 FCC01008 1111 0000 1.4 word 0x/DE888621 248.000 ns 0013. 922.046.961 000 s
Packet Re 50 LLP AcK Ack/Aks, Seq, Num CRC 16 Time Delta Time Stamp 36125 x4 DLLP AcK Acc
NVMe Device ID QID CID Address IOSCI FUSE PSDT CID NSID MPTR Address PRP1 Address PRP2 Ox000000000000000000000000000000000000
NVMe Device ID QID CID Address Data Len Data MN 1017 0x0001 0x0013 Samsung SSD 970 PRO 5126B 32 35.984 us 0013.922 166 06
NVMe D Operation OCID Address IOCO SQID CID P Dwo RSVD ST SCT SC M DNR MM 1018 00:0001 0x0001 0x0001 0x00001 0x0001 0x
NVMe Device ID QID CID Address Type Vector Message MN # Link & Split Trans Time Delta Time Stamp 1019 0x00001 0x00011 0x00000 0EEE00000 0x0000000 Samsung SSD 970 PRO 5126B 1 31.524 us 0013.922 202 097 00
NVMe Device ID QID COVHDBL IO COH MN # Link & Split Trans Time Data Time Stamp 1020 0x00001 0x00003 Samsung SSD 970 PRO 512GB Metrics # Link & Split Trans 1000 ns 0013 . 922 233 621 000 s
Link Tra F Mem MWr(32) Length RequesterID Tag Address 1st BE Last BE Ota VC ID Explicit ACK 18102 x4 464 010:00000 1 000:00:0 0 FCC0100C 1111 0000 0 Packet #36199 Metrics # Packet 3 244.000 ns 0013
Packet R+ 50 TLP Mem MW/(32) Length RequestenD Tag Address 1st BE Last BE Data LCRC Time Delta Time Stamp 36198 x4 464 010.00000 1 000.00.0 0 FCC0100C 1111 0000 0xF54C7B62 244.000 ns 0013.922 233 621 000 s
Packet Re 50 DLLP ACK Ack Nak, Seq. Num 464 CRC 16 Time Delta Time Stamp 36199 x4 DLLP ACK Add 707 631 ms 0013 . 922 233 865 000 s



4.3. NVMe Application Level Latency - SSD Write

Next we look at write latencies for a 4 KiB write from host to device. Latencies inside the SSD are generally lower because the SSD does not need to access flash and can store this write in its cache. The PCIe communication is expected to have slightly higher latency because the necessary DMA read requests are non-posted.

4.3.1. Latency for Direct Attached SSD

The following screenshot is for the directly-attached SSD. The latency is 51.71 us.

NVMe Cm3 H OPC 1 warning(s) SQID CQID Data MPTR PRP1 60 Write NVMe Cmd Warnings 0x0001 0x0001 0x0346 1024 dwords 0x000000.00000000 0x0000000.00000000 0x0000000.00000000 0x000000000 0x000000000 0x000000000 0x000000000 0x000000000 0x000000000 0x000000000000 0x0000000000000000 0x00000000000000000000000000000000000	PRP2 00 0x00000000:00000000	SLBA 0x00000000:00800000	NLB 0 0×0007
NVMe H Device ID QID SoyTDBL IO SQT MN Metrics # Link & Split Trans Time Data Time 616 001.00.0 0x0001 SoyTDBL 0 SQT MN 200.000 ns 0018.631 ft	Stamp 40 069 000 s		
Link Tra TLP Mem MWr(32) Length RequesterID Tag Address 1st BE Last BE Data VC II 5075 x4 682 010:00000 1 000:00:0 0 FCF01008 1111 0000 1 dword 0	D Explicit ACK Metrics Packet #10125	# Packets Time Delta 2 200.000 ns	0018.8
Packet Fill TLP Mem MWr(32) Length RequesterID Tag Address 1st BE Last BE Data 10124 r+ x4 682 Mem 010:0000 1 000:00:0 0 FCF01008 1111 0000 1 1 dword	LCRC Tim 0x96BB51FE 200	e Delta Time Star .000 ns 0018 . 831 540 0	np 069 000 s
Packet Fill DLLP ACK AckNak_Seq_Num 682 CRC 16 Time Delta Time Stamp 260.000 ns Other Stamp 0018 831 540 269 000 s			
NVMe H Device ID QID CID Address 617 001:00:0 0x0001 0x00000 FED100C0 Write Normal operation PRP 0x00000001 MPTR 0x000000 0x000000 FED100C0 Write Normal operation PRP 0x000000001 MPTR 0x000000001 0x0000000000 FED100C0 Write Normal operation PRP 0x000000001 MPTR 0x00000000000000000000000000000000000	.ddress PRP1 0×0	Address 00000000:FFF5B000	22 0×0000
NVMe H Device ID QID CID Address PRP Data Data Len Data MN 618 001:00:0 0x0001 0x0000000FFF58000 PRP Data 0x00004000 1024 dwords Samsung SSD 970 PRO 512GE)	Metrics # Link & Split Trans	5 Time Delta Ti 9.764 us 0016 . 63	me Stamp 31 565 205
NVMe D Device ID QID CID Address IOCO SGHD SGID CID P 619 001:00:0 0x0001 0x0000 FED3C030 IOCO 0x00004 0x000000 ST Generic Comman	d Status Successful Comp	M DNR oletion 0 0 Samsun	MN g SSD 970
NVMe D Device ID QID CID Address Type Vector Message MN Metsage 620 001:00:0 0x0001 0x0346 00000000 FEE00000 MSI-X 0 0x00000000 Samsung SSD 970 PRO 512GB Metsage MN Material Material<	ics # Link & Split Trans	Time Delta Time 3 16.564 us 0018 . 831 5	<mark>Stamp</mark> 75 025 00(
NVMe H Device ID QID CoyHDBL IO COH MN Metrics # Link & Split Trans Time Delta Time 621 001:00:0 0x0001 CoyHDBL 0x0004 Samsung SSD 970 PRO 512GB 1 192:000 ns 0018:831	Stamp 591 569 000 s		
Link Tra TLP Mem MWr(32) Length RequesterID Tag Address 1st BE Last BE Y C II 5128 x4 716 Mem 010:00000 1 000:00:0 0 FCF0100C 1111 0000 1 dword 0	D Explicit ACK Metrics Packet #10231	# Packets Time Delta	T 0018.8
Packet R- 5.0 TLP Mem MWr(32) Length Requested D Tag Address 1st BE Last BE Data 10230 ×4 716 Mem 010:00000 1 000:00.0 0 FCF0100C 1111 0000 1 dword	LCRC Tim 0x50FD00DF 192	e Delta Time Star .000 ns 0018 . 631 591 5	np 589 000 s
Packet 10231 Rt 50 xd DLLP ACK AckNak_Seq_Num 716 CRC 16 0x4236 Time Data Time Stamp 261.016 us Time Stamp 0018.831591781000 s			

4.3.2. Latency for NVMe Tunneled over TCP/IP

The following screenshot is for the NVMe tunneled over TCP/IP (without TSN). The latency is 142.28 us.





4.3.3. Latency for NVMe/TSN

The following screenshot is for the NVMe/TSN. The latency is 149.74 us.

4.4. Implications of Application-Level Latency

The following table reviews the results of the latency comparison between Config TLPs for a) the direct attached SSD, b) a networked SSD with NVMe tunneled over TCP/IP, and c) a networked SSD with NVMe tunneled over TCP/IP and over TSN:

Measurement	NVMe with Direct Attached SSD	SSD with NVMe Tunneled over TCP/IP	SSD with NVMe/TSN
1	280 ns	6060 ns	7080 ns
2	284 ns	6030 ns	7088 ns
3	280 ns	5990 ns	7092 ns
4	290 ns	6040 ns	7108 ns

This shows that the extra round trip latency introduced by TSN is approximately 1 microsecond. We believe that this is very acceptable given the many benefits of TSN, such as traffic shaping and the real-time system capabilities for a distributed system.

For the application-level NVMe read and write test of 4 KiB of data the increase in latency is much lower than for a single TLP, as the NVMe SSD can exploit parallelism in TLP transfers.



Measurement	NVMe with Direct Attached SSD	SSD with NVMe Tunneled over TCP/IP	SSD with NVMe/TSN
4 KiB NVMe Read	100 us	149 us	187 us
4 KiB NVMe Write	52 us	142 us	150 us

Also, please keep in mind that due to the queuing nature of NVMe multiple Read Requests and/or multiple Write Requests typically overlap in time. That means that at application-level the extra latency introduced by TSN will be much less visible for typical read and write loads.



5. Conclusion & Backgrounder

Our experimental analysis shows that NVMe/TSN comes with reasonable additional TLP latency, 3.4 microseconds, which is good enough for many real-time systems, including Automotive Zone-Based Architectures.

It demonstrates that NPAP, the TCP/IP Full Accelerator technology from Fraunhofer HHI is very low latency (something you would expect from a technology once designed and optimized for low-latency financial trading).

And, a comparison between tunneling without and with TSN also shows that extra latency is around 0.5 microseconds, which seems well worth given the many advantages of TSN.

For further information regarding PCIe Range Extension over TCP/IP over TSN over 1/10/25/50/100G Ethernet please refer to our public technology presentations including:

- Jim Peek, Dir. of Technology MLE: "PCIe Range Extension via Robust, Long Reach Protocol Tunnels", PCI-SIG Developers Conference 2018 <u>https://www.missinglinkelectronics.com/files/papers/04_10_PCIe_Range_Extensio</u> <u>n via Robust Long Reach Protocol Tunnels UL.pdf</u>
- Endric Schubert, CTO MLE: "Sensor Fusion and Data-in-Motion Processing for Autonomous Vehicles", PCI-SIG Developers Conference <u>https://www.missinglinkelectronics.com/files/papers/04_04_Sensor-Fusion-and-D</u> <u>ata-in-Motion-Processing-for-Autonomous-Vehicle.pdf</u>
- Endric Schubert, CTO MLE: "PCIe-over-TCP-over-TSN-over10/25GigE", 4th Workshop Programmable Processing for the Autonomous / Connected Vehicle 2020

https://www.missinglinkelectronics.com/files/papers/MLE-FPGA4ADAS-20200924 .pdf

 Endric Schubert, CTO MLE: "Zone-Based Automotive Backbones Tunneling PCIe®", PCI-SIG Virtual Developers Conference 2021 <u>https://www.missinglinkelectronics.com/files/papers/Track3 Session9 Zone Bas</u> <u>ed Automotive Backbones Tunneling PCIe EndricSchubert Frozen.pdf</u>



Authors and Contact Information

David Epping, Sr. Engineer, Missing Link Electronics GmbH Ulrich Langenbach, Dir. Engineering, Missing Link Electronics GmbH Endric Schubert, PhD, CTO, Missing Link Electronics, Inc.

Missing Link Electronics, Inc. 2880 Zanker Road, Suite 203 San Jose, CA 95134, USA +1-408-475-1490

Missing Link Electronics GmbH Industriestrasse 10 89231 Neu-Ulm Germany

www.missinglinkelectronics.com

MLE (Missing Link Electronics) is offering technologies and solutions for Domain-Specific Architectures, which focus on heterogeneous computing using FPGAs. MLE is headquartered in Silicon Valley with offices in Neu-Ulm, Germany.

NPAP is the Network Protocol Accelerator Platform, an IP Core for FPGA/ASIC from Fraunhofer Heinrich-Hertz Institute (HHI). Fraunhofer HHI focuses on 10 to 100 Gbit transmission in the field of high-performance telecom components and on mobile broadband systems. Fraunhofer HHI is located in Berlin, Germany. More information can be found at <u>http://MLEcorp.com/NPAP</u>

TSN is technology from Fraunhofer IPMS. More information can be found at <u>https://www.ipms.fraunhofer.de/en/Components-and-Systems/Components-and-Syste</u><u>ms-Data-Communication/ip-cores/IP-Core-Modules/time-sensitive-networking.html</u>