CONTACT MLE
Please fill in the form and your requirements below, and our team will contact you soon.


    AMD (Xilinx)Altera (Intel)LatticeMicrochip (MicroSemi)Other

    *By submitting this form you are consenting to being contacted by the MLE via email and receiving marketing information.

    X
    CONTACT MLE

    Myth-Busting Latency Numbers for TCP Offload Engines

    Myth-Busting Latency Numbers for TCP Offload Engines

    When you shop around for a TCP IP-Core for TCP offload engines, don’t you ask yourself: What does that really mean when you see numbers like this?

    This Technical Brief sheds light on TCP/IP processing in an FPGA, and in particular busts
    some myths about latency numbers. Here, we will describe proper ways of measuring
    latency numbers, and why latency numbers do matter when implementing TCP/IP in
    FPGAs.

    Based on MLE’s past projects experience, it all comes down to technical and economical
    feasibility determined by FPGA resource costs!