Networking
- Myth-Busting Latency Numbers for TCP Offload Engines
- High-Speed Data Acquisition Systems
- Put a TCP/UDP/IP Turbo Into Your FPGA-SmartNIC
- Latency Measurement of 10G/25G/50G/100G TCP-Cores using RTL Simulation
- Latency Analysis for NVMe/TSN
- Deterministic Networking with TSN-10/25/50/100G
Storage
Security
Methodologies
- Shift-Left Your FPGA Design Projects
- High Level Synthesis for Intel and Xilinx FPGAs
- PCIe Non-Transparent Bridging (PCIe NTB)
I/O Connectivity
- AMD/Xilinx Zynq UltraScale+ MPSoC PS Mali GPU to PL
- USB 2.0 Host Dev Guide
- Nios-II Multiboot
- FPGA + integrated DAC
- FPGA + integrated ADC
- Linux SysFS
- USB Hot-Plug for UMTS
- Network Connectivity
- Bluetooth Testing
- TFT Image Analysis
- FPGA Analog Output
- FPGA + Intel Atom
- LVDS Camera
Zynq SATA
Application Notes
Here MLE shares our latest research, development, and findings in FPGAs, Intellectual Property (IP) cores, and related applications. Please choose from the topics menu on the left or hit the search bar. Each application note is available in both HTML and PDF version.
Most application notes are public, while some of our lastest research or development are member-only. For full access to all our application notes and technical briefings, we kindly request that you register as MLE DevZone member with a valid work email.
If you have any questions please feel free to contact MLE.
New Articles
Myth-Busting Latency Numbers for TCP Offload Engines
Myth-Busting Latency Numbers for TCP Offload Engines When you shop around for a TCP IP-Core for TCP offload engines, don’t you ask yourself: What does that really mean when you see numbers like this? This Technical Brief sheds light on…
Shift-Left Your FPGA Design Projects
Shift-Left Your FPGA Design Projects Summary FPGA Full System Stacks comprising off-the-shelf FPGA System-on-Modules (SoM) plus pre-validated FPGA IP Cores and subsystems can greatly accelerate the time-to-market of your FPGA design project. Advantages of FPGA Full System Stacks include: FPGA…
AMD/Xilinx Zynq UltraScale+ MPSoC PS Mali GPU to PL
AMD/Xilinx Zynq UltraScale+ MPSoC PS Mali GPU to PL Objective Sometimes it is necessary to direct the output of the AMD/Xilinx Zynq UltraScale+ MPSoC integrated Mali GPU to the FPGA PL. One example of such a use case is running…