Design Guides

The Design Guides document the board-level and the system-level setup of the ZU19SN Reference Design. It shows how to configure the PetaLinux based software environment, and how to build / re-compile the various deliverables of the reference design. Think of it as a collection of developer guides.

• Introduction
  • Sidewinder-100 Board Features
  • Board Specifications
• Sidewinder-100 Board Components
  • Zynq UltraScale+ XCZU19EG MPSoC
  • Clock Generation
  • High-Speed Transceiver Bank Usage
  • PS 16 GB DDR4 Memory
  • PL 16 GB DDR4 Memory
  • PCIe ×16 Endpoint
  • PCIe ×8 Host
  • M.2 Card Slots
  • JTAG Connector
  • USB to Dual UART Bridge
  • QSFP28 Connectors
  • Management Ethernet
  • Status LEDs
  • Reset Pushbutton Switches
  • Boot Mode
  • User GPIOs
• Software Development
  • Bare-Metal
  • PetaLinux
• Vivado Board Interface File
• 10/25 GbE MAC Loopback Example Design
  • Build Bitfile
  • Build Debug Bitfile
  • Build PetaLinux
  • Debug Hardware
  • Reset Circuitry
  • References
• PCIe Endpoint Example Design
  • Build Bitfile
  • Build PetaLinux
  • Build Host Software
  • Debug Hardware
  • Compatibility
  • References

Important Legal Information

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of products from Missing Link Electronics, Inc. (MLE). To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, MLE hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) MLE shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or MLE had been advised of the possibility of the same. MLE assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of MLE’s limited warranty, please refer to MLE’s License Agreement which can be viewed at https://www.missinglinkelectronics.com/us-license; IP cores may be subject to warranty and support terms contained in a license issued to you by MLE.

MLE PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF MLE PRODUCTS IN SUCH APPLICATIONS.

Copyright 2018 Missing Link Electronics, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, ARM, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, and MPCore are trademarks of ARM in the EU and other countries. All other trademarks are the property of their respective owners.